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INTRODUCTION
String matching has been studied extensively in the past 30 years. A string Y of length s is a sequence of characters c 1 c 2 . . . c s . Let = {Y 1 , Y 2 , . . . Y n } be a finite set of strings called keywords or signatures, and let I be an arbitrary string (the input stream to the string-matching engine). The string-matching problem is to locate and identify all the substrings of I which are signatures in . Pioneering string-matching algorithms include the methods of Aho and Corasick [1975] , Knuth et al. [1977] , and Wu and Manber [1992] . String matching has found widespread applications in text editors, word processing, bibliographic search, and pattern recognition. With rapid advancements in Internet technology and usage, some emerging applications in data communications and network security require the matching of a huge volume of data against large signature sets with thousands of strings. For example, the Snort intrusion detection system contains more than 6,000 strings in its rule set. These new applications sparkle renewed interests in the design of high-speed string-matching engines using FPGA or ASIC.
Sophisticated hardware implementation techniques have been reported in the literature. Baker and Prasanna [2005] presented a hardware implementation of the Knuth-Morris-Pratt (KMP) algorithm [Knuth et al. 1977] . Since the KMP algorithm is designed to match the input stream against a single string, one matching unit is required per string, and the hardware system is composed of a linear array of matching units. The methods of Clark and Schimmel [2004] , Baker and Prasanna [2006] , and Sourdis and Pnevmatikatos [2004] are based on pre-decoded characters with hardwired logic circuits. The system is optimized with respect to the given set of signatures and the characteristics of the FPGA devices. The FPGA is reconfigured when there are changes to the signature set. However, the long latency required in offline generation of the optimized hardwired circuits is considered as a major disadvantage in a network intrusion detection system that demands fast responses to hostile conditions. Other implementation techniques based on hashing [Cho and Mangione-Smith 2005; Papadopoulos and Pnevmatikatos 2005; Sourdis et al. 2008] ; Bloom filters [Dharmapurikar et al. 2005; Dharmapurikar and Lockwood 2006; Lu et al. 2006] ; and ternary content addressable memory (TCAM) [Yu et al. 2004] have also been proposed.
Hardware-assisted string-matching engines based on the AC algorithm have gained much popularity in recent years. An attractive feature of the AC algorithm is that it can solve the string-matching problem in time linearly proportional to the length of the input stream. All the strings in the signature set are integrated into a single deterministic finite automaton (DFA) such that the processing time is independent of the size of the signature set. A major disadvantage of the AC algorithm is the high memory cost required to store the transition rules of the DFA. Consider a signature set with n strings and an average length L. The maximum number of states in the AC state graph is equal to n × L. There are 256 transition edges from each state. If n = 5,000 and L = 20, there are up to 25.6 million transition edges in the state graph. Implementing such a large transition rule table in embedded devices is not feasible.
Space-time trade-off in string matching using DFA and nondeterministic finite automaton (NFA) has been studied extensively. The advantage of DFA is that the processing time is deterministic. To process one input character, the automaton only needs to perform one table look-up and makes one state transition. The disadvantage of DFA is the high memory cost. On the other hand, NFA is well known for its superior space efficiency over DFA. The state graph maintained by the NFA is reduced to a tree. The disadvantage of using NFA is that the automaton can make multiple state transitions for each input character. If the NFA is implemented using a memory-based approach, multiple table look-up operations are required for each input character. To avoid the speed penalty, researchers map the finite automata to hardwired logic circuits. However, hardwired circuits lack flexibility. Whenever the signature set is updated, the circuits need to be recompiled.
Previous studies had either focus on (i) reducing the memory space in the DFA using various techniques, such as compression, encoding, and transition edge reduction, or (ii) simplification of the logic for implementing NFA with hardwired circuits. In this article, we present a memory-based pipelined processing approach that possesses the advantages of DFA and NFA such that it can achieve the computation efficiency of DFA and space efficiency of NFA. The work presented in this article is an extension of our previously proposed pipelined architecture for string matching [Pao et al. 2008] . We observe a very subtle property of the NFA for the string-matching problem. Each state in the state graph represents a distinct substring of a pattern in the signature set. If we assign a level number to each node in the state graph according to the length of the substring represented by the corresponding state, we will find that there can be, at most, one active state on each level at any given time. We show that by making use of this property, the pipelined architecture can achieve deterministic processing speed and state graph reduction at the same time.
Conceptually, each pipeline stage will make one state transition for each input character. In order to achieve a processing speed of one character per cycle, each table look-up operation should be completed in one cycle. The conventional approach to implement large look-up tables (LUTs) is based on hashing. However, collisions are not avoidable for dynamic signature set. When collisions occur, a table look-up operation may require multiple memory accesses. As a result, the throughput of the system will be degraded. In this article, we present a space-efficient method to implement the required LUTs such that a look-up operation is guaranteed to be completed in one cycle.
The performance of the pipelined architecture is evaluated using a signature set with 6,166 static strings extracted from the Snort database downloaded in April 2008. The normalized storage cost of our method is only 18 bits per character (bits/char) in the signature set. Moreover, the control logic of the proposed method is very simple. If multiport memory modules are available, we can duplicate the control logic and implement multiple pipelines that share one copy of the LUTs. Typical FPGAs are equipped with dual-port memories. Hence, the system can process two independent input streams concurrently and double the throughput with very little overhead.
The organization of this article is as follows. In Section 2, we define some terminology and give a formal characterization of the AC automaton. We identify the major issues in hardware implementation and give a detailed review of related work. The proposed pipeline system is presented in Section 3. We discuss the motivation and explain why the proposed pipelined processing approach can guarantee the elimination of backward transitions in the DFA. In Section 4, we present how to implement the LUTs using an approach called direct indexing plus bit-selection (DIBS). The success of DIBS depends on an intelligent strategy in assigning numeric identifiers (IDs) to states in the DFAs, and string segments. In Section 5, we present performance evaluation and comparison with previously published AC-based methods. Section 6 concludes the article.
CHARACTERIZATION OF THE AC AUTOMATON AND RELATED WORK

The AC Algorithm
In the basic AC algorithm, the system is modeled as a DFA. Let M( ) = (Q, , q 0 , δ, F) denote the AC automaton for a signature set , where Q is the set of states, is the set of alphabets, q 0 is the initial state, δ is the transition function, and F ⊆ Q is the set of output states. The transition function δ is a mapping Q× → Q. The automaton M( ) can be visualized as a state graph G = (Q, E), where Q is the set of nodes and E is the set of edges. The set of edges E is defined by the transition function δ, that is,
where u is the current state, x is the input symbol, and v is the next state. The system starts from the initial state q 0 . It makes a state transition in each cycle based on the current state and the input character. A match-result is generated when the system reaches an output state. In this article, the pair of terms state and node, and edge and transition are used interchangeably. Figure 1 shows the AC state graph for a set of two strings = {apple, past}. Each node u in the state graph represents a distinct string value U as shown in the node label, where U is a prefix of some string Y ∈ . The initial state q 0 corresponds to the empty string. To improve readability, backward transitions to q 0 and the input symbols of the transitions are not shown. The input symbol of a transition is equal to the last character of the string represented by the corresponding destination node. A node in the state graph can be assigned a level number according to the length of the string that it represents. The level number of q 0 is equal to 0 because its state value corresponds to the empty string. Let N i denote the set of nodes on level i of the state graph. An edge e = (u, x, v) is called a forward edge if u ∈ N i and v ∈ N i+1 . Forward edges are shown in solid lines in Figure 1 . The remaining edges are called cross-edges, and they are shown in dashed lines. The set of cross-edges can be divided into two subgroups, namely the failure edges and nonfailure edges. A cross-edge e = (u, x, v) is a nonfailure edge if v = q 0 ; otherwise, e is a failure edge. Let E f , E cn , and E c f denote the set of forward edges, nonfailure cross edges, and failure edges, respectively. We have
We characterize the three types of edges defined earlier in the text. Let u and v be two distinct states in Q, and U and V denote the strings represented by u and v, respectively. A forward edge e = (u, x, v) ∈ E f satisfies the following properties.
(i) U and V are prefixes of some string(s) in .
(ii) u ∈ N i and v ∈ N i+1 for i ≥ 0. (iii) U · x = V , where · is the concatenation operation.
A nonfailure cross edge e= (u, x, v) ∈ E cn satisfies the following properties.
(ii) There does not exist any forward edge e= (u, x, w) ∈ E f for some w ∈ Q. (iii) There exists a substring y (y can be the empty string) such that y is a suffix of U and y · x = V. (iv) There does not exist another suffix z of U such that the length of z is longer than the length of y, and z · x = V ' for some node v' ∈ Q.
The set of alphabets is divided into three disjoint partitions with respect to a node u.
For each x ∈ c f (u), there exists a failure edge e = (u, x, q 0 ) ∈ E c f .
Let n be the number of strings in , L be the average string length, and be the set of 8-bit ASCII characters. There are 256 × β ×n × L edges in M( ), where the value of β is around 0.7 to 0.8. For N = 5,000 and L = 20, there can be more than 20 million edges in the AC state graph. The storage cost of a straightforward implementation of the AC algorithm is up to 100MB, that is, 1KB per character. Such a high memory cost is prohibitive in ASIC or FPGA implementation.
Memory cost reduction is the major concern in the studies of hardware implementation of AC algorithm. There are proposals based on LUT compression, encoding, bit-slice implementation, rule set partitioning, and state graph reduction. In general, less than 1% of the transition edges in the AC state graph are forward edges. Hence, if we can eliminate the cross edges in the state graph, very substantial savings in memory cost can be achieved. In Section 2.2, we give an overview of previous approaches for state graph reduction, and other approaches are discussed in Section 2.3.
Related Work on State Graph Reduction
The Snort rule set contains several thousand signatures. Aldwairi et al. [2005] proposed to divide the signature set into multiple groups according to the IP addresses, protocols, and port numbers in the Snort rule header. The grouping of strings may not be disjoint, since many of the Snort rule headers contain wildcard fields. A separate DFA is built for each group of signatures. Some reduction in memory space can be achieved using this approach. For a signature set with 1,542 strings, the memory cost is 3.1MB, that is, about 100 bytes per character in the signature set.
A breakthrough in edge reduction method can be found in Lunteren [2006] . Recall that in a state transition e = (u, x, v) the substring represented by the destination node v is V = U · x. If v ∈ N 1 , then U is the empty string. In this case, the state value of v is independent of the originating state u. If v ∈ N j for j > 1, U is not equal to the empty string. This means that the state value of v depends on the state value of u. Observing this property, all transitions to a node v ∈ N 1 can be replaced by a single entry (*, x, v) in the transition rule table, where * represents the wildcard. Similarly, all failure edges can be replaced by a default transition (*, *, q 0 ). The default transition (*, *, q 0 ) is assigned priority 0, transitions of type (*, x, v) with v ∈ N 1 are assigned priority 1, and transitions of type (u, x, v) with u = * and v ∈ N j for j ≥ 2 are assigned priority 2. When looking up the transition rule table with current state u and input character x, up to three matching transition rules can be found. The matching transition rule with the highest priority will be applied. In the AC state graph for a typical character-based signature set, the number of failure edges and cross edges pointing to nodes in N 1 account for about 92% of all edges. Lunteren also proposed a heuristic scheme to divide the signature set into multiple disjoint groups and a separate automaton is constructed for each group of signatures. The total number of edges can be further reduced to about 1.5 edges per character for a signature set with about 2,000 strings, where an edge requires 36 bits of storage. The performance of the partition scheme is, however, sensitive to the insertion order, size, and statistical property of the signature set. Alicherry et al. [2006] proposed an edge reduction strategy similar to the idea of Lunteren at more or less the same time. They used TCAM to implement the transition rule table. TCAM has been widely used in Internet router to implement various table look-up and address translation operations, such as IP address look-up and packet classification [Pao et al. 2006; Zheng et al. 2006] . TCAM supports prioritized table look-up operation and can handle casesensitive and case-insensitive strings efficiently by setting the TCAM bit corresponding to the 5th bit of the input ASCII character to*. Alicherry et al. further pointed out that if the state ID of the destination node w of a transition rule (u, x, w) is suffixed by the input character x, then all transition edges pointing to a node v ∈ N 2 can be replaced by a single entry in the LUT (*x, y, v) where the string represented by v is V = "xy". Thus, the size of the LUT can be reduced to less than 3% of the original AC state graph. In principle, this approach can be extended to nodes on level 3 and so on, but the field length of the state ID will be increased proportionally. Alicherry et al. [2006] also showed that instead of using the previously described state ID assignment strategy, edge reduction can also be achieved by using multicharacter-based state transitions. Typically, the system will make a state transition based on two or three input characters. Assume the system processes three characters per cycle. A signature is divided into chunks (segments) of three characters. An alphabet in a state transition is replaced by a chunk of three characters. Hence, the effective number of alphabets in the AC automaton is substantially increased, and the effective length (in terms of the number of segments) of a signature is reduced by a factor of 3. In addition to the state graph reduction, the throughput can be increased. A general problem with multicharacter-based state transition is the alignment problem. When the system reads in a chunk of three characters, it may not be aligned with the corresponding segment of the signature. One way to resolve the alignment problem is to introduce additional shallow states in the state graph. In general, the number of shallow states is proportional to the number of signatures. Another problem is the handling of signatures whose length are not multiple of 3. This problem can be resolved by the match-and-verify approach. A signature is truncated to length that is multiple of 3. When a match-result is reported, a postmatching module will verify the last one or two characters of the original signature to confirm the match-result.
The recent paper by Song et al. [2008] falls into the same framework that aims at eliminating edges that point to nodes on levels 0 to 2. Song's method, called cached DFA (CDFA), maintains two active states, namely the conventional current state u and a cached state c. The cached state is the destination state v obtained by following a transition (q 0 , y, v) with the last input character y. In each cycle, the system looks up the transition rule table using the current state u and the cached state c. It may find two matching transition rules e 1 = (u, x, v 1 ) and e 2 = (c, x, v 2 ) for the given input character x. Transition rule e 1 is given higher priority over e 2 . If no matching transition rule is found, then q 0 is taken as the default next state. By using this approach, all failure edges and cross edges pointing to nodes on levels 1 and 2 can be removed from the transition rule table. Song et al. also presented an innovative way to organize the transition rule table. Each node in the AC state graph is assigned a state ID and a color code. The transition rule table is organized as three LUTs called TRM-0, TRM-1, and ITT. TRM-0 is used to determine the next value of the cached state. The state ID is used as the address to access the TRM-1, and the color code is used to access the ITT. Each entry in the ITT has 256 columns, indexed by the input character. A state transition involves two steps. In the first step, the system uses the color code of the current state and the input character x to look-up the ITT to obtain a potential next state v. In the second step, the system looks up TRM-1 using the state value v. Each entry in TRM-1 stores the ordered pair (x, color code), where x is the input character of the transition edges that point to node v. The next state value v is accepted if the input character x matches the value stored in the corresponding entry in TRM-1. Two nodes in the state graph can share a color code if their possible transitions are conflict-free. A large signature set is divided into multiple disjoint subsets of smaller sizes so as to get a better result in ITT optimization. Each entry in the ITT occupies 512 bytes or more. Hence, the performance is very sensitive to the statistical property of the signature set. Song's method requires two memory accesses to process one input character. The system can be sped up by pipelining and interleaving the processing of two input streams such that an overall throughput of one character per cycle can be maintained. Table   Tuck et al. [2004] proposed a bit-map encoding and path compression technique to reduce the memory cost of the transition rule table. A fundamental limitation of Tuck's approach is that if the number of transitions in the state graph remains unchanged, the achievable reduction of memory cost is limited. Tan et al. [2006] proposed to use bit-split finite state machines (FSMs), where each bit-split FSM processed 1 bit of an input byte. Each state in a bit-split FSM can have only two possible transitions. Hence, a transition rule can be stored in a very compact format. The signatures are divided into groups of 16 such that the partial-match of a node can be represented by a bit-vector with 16 bits. Eight bit-split FSMs are built for each group of 16 signatures. Hence, the system contains n/2 FSMs. There are practical difficulties and substantial overheads in implementing a large number of FSMs in hardware. Dimopoulos et al. [2007] proposed to divide the 256 alphabets into frequent and infrequent characters based on their frequency counts in the signature set. A full state graph is constructed for frequent characters, where the transition rule table for infrequent characters is implemented using CAM. There can be trade-off in the amount of control logic and memory storage in this method depending on the threshold used to classify frequent alphabets. Generally speaking, the complexity of the control logic of this method is relatively high.
Other Approaches to Reduce the Transition Rule
PIPELINED IMPLEMENTATION OF THE AC ALGORITHM
State graph reduction is the most effective approach to reduce the hardware implementation cost. Previously published methods can mostly remove cross edges pointing to q 0 and nodes on levels 1 and 2. The methods of Lunteren and Song rely heavily on partitioning the signature set into multiple subsets in order to get better performance. A separate set of LUTs are required for each partition. Hence, the amount of control logic goes up with the number of partitions.
In this section, we present a pipelined processing approach called P-AC that can remove all cross edges in the AC state graph. The AC automaton is essentially a DFA. There can be only one active state in the system at any one time. The system uses distinct states to represent the longest matching substring found so far when processing the input stream one character at a time. As a result, there are a large number of cross edges in the automaton. On the other hand, if the system is modeled as a NFA allowing multiple active states that represent matching substrings of various length, then all the crossedges in the automaton can be removed. There is one very important property of the NFA for static strings, that is, there can be, at most, one active state on each level of the state graph. The proposed pipeline architecture exploits this characteristic to achieve edge reduction. The reduced automaton maintained by the pipeline system for the signature set is M p ( ) = (Q, ,q 0 ,δ p ,F), where
Hence, the state graph maintained by the pipeline is reduced to a tree that only contains forward edges, as shown in Figure 2 .
In the proposed pipelined architecture, a new thread is initiated to trace along the automaton M p , starting from the current input character in each cycle. There is zero or one active state maintained in each pipeline stage. The active state in stage i represents a matching substring of length i that ends at the last input character. In each cycle, the input character is sent to all pipeline stages. The local transition rule table LT i of stage i stores the forward edges originating from a node belong to N i to a destination node in N i+1 , that is,
In each cycle, stage i looks up its local table using its local active state and the input character, and passes the result to the next stage. Table I shows the active states of the pipeline in the first eight cycles when processing the sample input stream "appastxyz". Note that the active state of stage 0 is always equal to q 0 . When a thread cannot proceed further with the current input, it is terminated. In cycle 4, the thread of stage 3 is terminated, since the input character 'a' does not match any of the forward edges originating from node <app>, but another thread of stage 1 will pick up the longest matching substring "pa" without involving cross-edges. A match-result for the string <past> will be generated in cycle 7.
Although the motivation of the pipelined implementation is based on the concept of NFA, the hardware pipeline is a deterministic system. The overall system state (state of the pipeline as a whole) is a vector (s 0 , s 1 , . . . , s k ), where s i is the state of the i-th pipeline stage. For an input character x, there will be one and only one next system state, since the state transition of individual pipeline stages are deterministic. One may say that the pipeline system possesses the dual property of DFA and NFA.
Processing Long Signatures
In general, signatures can be longer than the hardware pipeline. Some refinements to the pipeline are necessary in order to handle long strings. Assume the pipeline has k+ 1 stages numbered from 0 to k, where the last stage is only used to buffer the search result of stage k − 1. Strings longer than k characters are referred to as long signatures. A long signature is divided into segments of length k, except for the last segment whose length can be less than k. Segments with length k are called full-length segments. The string-matching engine is consisted of two units: a pipeline unit and an aggregation unit. The pipeline unit is used to detect pattern segments with up to k characters. A matched segment represents a partial match of a signature. The aggregation unit is responsible for combining the partial-match results to produce the final results.
Consider a signature set with eight strings = {dos, pos, disk, disks, passwd, directory, directories, entrance} shown in Table II . Assume k is equal to 4, strings in the signature set are divided into 12 segments k = {s, y, wd, dos, ies, pos, ance, ctor, dire, disk, entr, pass}. Let the logical segment IDs assigned to the segments in k be S A , . . . , S L , respectively. As shown in Figure 3 , The automaton of the pipeline system for the set of segmented strings M p ( k ) is constructed. A segment detected by M p ( k ) can be a short signature having k characters or less, and/or part of a long signature. In the latter case, the detected segment represents a partial-match of a long signature. Table II shows the set of signatures and the corresponding set of segments with k = 4. The assignment of physical IDs will be discussed in Section 4. In this section, our discussion is based on the logical segment IDs. A long signature is represented by a sequence of segment IDs. For example, the segment sequence for "directory" is S I S H S B , where S I , S H and S B are the IDs of the segments "dire," "ctor," and "y," respectively. An aggregation string for a long signature is defined as follows. Let Y be a long signature, and S Y = S 1 S 2 . . . S t−1 S t be the corresponding segment sequence. The aggregation string A Y for signature Y is equal to S 1 S 2 . . . S t−1 S t if S t is a full-length segment; otherwise, A Y is equal to S 1 S 2 . . . S t−1 . Let A be the set of aggregation strings with respect to the signature set , that is, otherwise, it is conditional if the output state corresponds to the aggregation string of a long signature in LS i for 1 ≤ i < k. When the aggregation unit reaches an unconditional output state, a match-result for a long signature in LS 0 is generated. When the aggregation unit reaches a conditional output state, a match-result is generated only if the pipeline unit has found the corresponding partial-length suffix segment. The organization of the pipeline system is depicted in Figure 5 with k = 4. When pipeline stage P i detects a segment, the segment ID is passed to the corresponding partial-match unit PM i in the aggregation unit. Pipeline stage P 4 is simply a register that holds the table look-up results of stage P 3 . PM 4 is responsible for traversing the automaton M(A) for aggregation of partialmatches. Similar to the pipeline unit, the aggregation unit maintains up to k independent threads that traverse M(A) concurrently. However, a full-length segment for a given thread may be detected in every k cycles. Hence, the aggregation unit can interleave the processing of the k threads by using a shift register with k buffer slots. As shown in Figure 5 , the next state value determined by PM 4 is fed back to the first buffer slot B 1 of the shift register. PM 4 maintains two LUTs (TA 0 and TA 1 ) for traversing the AC automaton M(A). Each PM i for 1 ≤ i< k maintains a LUT CM i for verifying the match of a long signature in LS i .
The number of states in M(A) is determined by the number of full-length segments, which is roughly equal to nL/k, where n is the number of strings, L is the average string length, and k is the length of a full-segment. The alphabet set of M(A) is made up of the segment IDs. For k equals to 4 or larger, the number of distinct full-length segments (i.e., the size of the alphabet set) is comparable to the number of states in M(A). In the extreme case where the size of the alphabet set is equal to the number of states (i.e., all the full-length segments are distinct), M(A) is reduced to a tree. There will not be any cross edges in the state graph because there does not exist any segment α such that α appears in two strings. In a practical scenario, 40% to 60% of the full-length 
segments are distinct for text-based signature set. The expected number of cross edges is no more than 50% of the number of states in the state graph. The logical organization of Tables TA 0 and TA 1 , and CM 1 through CM 3 for the sample signature set is shown in Table III . Assume the input stream I = "directory . . . " Initially, the state value of B 1 to B 4 , and P 0 to P 4 are equal to q 0 . In cycle 5, P 4 detects the segment "dire" and the segment ID S I is sent to PM 4 . PM 4 looks up TA 0 to determine the next state <S I >. In cycle 9, P 4 will detect the segment "ctor" and sends the segment ID S H to PM 4 . At this time, the state value stored in B4 is equal to <S I >. PM 4 finds a matching entry in TA 1 and determines the next state to be <S I S H >. In the next cycle, the state value <S I S H > will be shifted into B 1 , and P 1 will reach state <y>. PM 1 will then use the state value of B 1 and the segment ID S B received from P 1 to look up its local CM 1 table and generates a match-result for the string "directory." 
Handling Case-Sensitive and Case-Insensitive Signatures
The complexity of the state graph will be largely increased if case sensitive strings and case insensitive strings are included in the same DFA. There are two general approaches to handle case sensitivity. In the first approach, two independent DFAs are constructed for the case-sensitive signatures and the case-insensitive signatures, respectively. Strings in the case-insensitive signature set are converted to lower case letters. The two DFAs are run in parallel. Uppercase letters in the input stream are converted to lowercase before passing to the input interface of the DFA for case-insensitive signatures.
The second approach is based on the match-and-verify strategy [Lu et al. 2007] . All the signatures and the input data stream are converted to lowercase letters. Case sensitivity is verified after a matching string has been found. In the ASCII code, the 5-th bit for a lowercase letter is equal to 1, where the 5th bit for an uppercase letter is equal to 0. The original value of the 5th bit of each byte of input data is extracted and stored in a bit-vector. There is a control bit associated with the match-result that indicates whether the matched string is case sensitive or not. If the matched string is case sensitive, the system compares the extracted bit-vector with the corresponding bit-vector of the signature to confirm the match-result.
The first approach offers an implicit partitioning of the signature set, dividing the signatures into two subsets. In general, signature set partitioning may help to reduce the total memory cost, but the cost of the control logic will be doubled, since the system needs to operate two independent DFAs. The second approach will incur some postprocessing requirement and additional cost in the control logic. Both approaches are viable in the proposed pipelined architecture while implementation of the first approach can be simpler.
IMPLEMENTATION OF THE LUTS
The LUTs can be implemented using hardware hashing [Ramakrishna et al. 1997] . However, if a conventional hardware-hashing scheme is used, we cannot guarantee the hash function is collision-free. When collisions happen in the hash table, the system will take multiple cycles to resolve the collisions and the whole pipeline will be slowed down. In this section, we present a method to implement the LUTs such that single cycle look-up operation can be guaranteed.
The system maintains three types of LUTs, namely the transition rule tables LT 0 to LT 3 for the pipeline unit, the transition rule tables for the aggregation unit TA 0 and TA 1 , and the conditional match Tables CM 1 through CM 3 . The information maintained in the previously mentioned tables are listed in Table IV. In general, the set of signatures is stored in an array and an individual signature is referenced by the array index. Hence, if there are n signatures, the pattern ID is within the range of 1 to n. In principle, there is a one-to-one mapping of state ID to pattern ID, that is, one can find out the pattern ID from the state ID via another LUT. However, using this approach will make the implementation of TA 0 , TA 1 , and CM 1 to CM 3 very difficult.
• 10:15 In this article, we implement the LUTs using an approach based on direct indexing plus bit-selection (DIBS). In order to achieve good memory efficiency, we need to do a careful assignment of state IDs, segment IDs, and pattern IDs. What we want to achieve is to overlay the three number spaces such that the state ID is the same as the segment ID and pattern ID that the node may represent. First, we discuss the implementation of Tables LT 0 through LT 3 . One can observe that if the transition rules of M p ( k ) are divided into multiple tables, the state IDs of nodes on N 1 can be independent of the state IDs of nodes on N 2 . The state ID is used as a base address, and a bit-selection scheme is used to determine an offset value from the input character. The transition rule at the location equal to the sum of the base address and offset is retrieved. If the input character is equal to the expected value, the transition rule is fired and the retrieved next state value is passed to the next pipeline stage. Otherwise, a null value (i.e., 0) is passed to the next pipeline stage.
We illustrate our design using the sample signature set shown in Table II . The number next to a node in Figure 3 represents the assigned physical state ID. Table LT 0 can be implemented using a 256-entry array indexed by the input character. Each entry in LT 0 contains three fields, ns represents the next state value, the o/ p flag is used to indicate if the next state is an output state or not, and bs is a bit-select mask vector used to control the bit-select circuit when accessing the LUT of the next pipeline stage. If o/ p is equal to 1, then the ns value that represents the pattern ID will be sent to the output interface in the next cycle. The organization of the control logic for a LUT is depicted in Figure  6 . Suppose the bs mask has 8 bits, b 7 . . . b 1 b 0 . If all the bits in the bs mask are equal to 0, then the offset value generated by the bit-select circuit is equal to 0. Assume g bits of the bs mask, b s1 , b s2 , ... b sg , are equal to 1, where s1 < s2 . . . < sg ≤ 7. Let the value of the input character be i 7 . . . i 1 i 0 . The offset value produced by the bit-select circuit is equal to 0..0i sg . . . i s2 i s1 .
The contents of LT 0 through LT 3 for the sample signature set are depicted in Figure 7 . Note that the address assignment for the transition rules in Tables LT 1 through LT 3 are based on the assigned physical state IDs shown in Figure 3 . For example, physical state ID of node <a> is equal to 1 and the transition edge (<a>, 'n', <an>) is stored at location 1 in LT 1 . Transitions (<d>, 'i', <di>) and (<d>, 'o', <do>) are stored at locations 2 and 3 in LT 1 , where the physical state ID of <d> is equal to 2. Similarly, physical state ID of <do> is equal to 5 and the transition edge (<do>, 's' <dos>) is stored at location 5 in LT 2 . modules, the physical state IDs for nodes on different levels are totally independent. However, physical state IDs for nodes on the same level must be distinct. In general, terminal states on levels 1 to 3 are assigned state IDs on the higher end. By doing so, the null transition rules, for example, rules 10 and 11 of LT 1 , rules 10 of LT 2 , and rules 7 to 9 of LT 3 , need not be stored in the physical LUTs. This will help to reduce the physical size of the LUTs. Only the least significant 4 bits of the bs mask are shown in Figure 7 , and the most significant 4 bits of the bs mask are always equal to 0 in this example. If ns is equal to 0, it represents the null value. Note that LT 3 does not contain the bs mask, since no table look-up operation is required in stage P 4 . Let's consider the operation of stage P 1 . In each cycle, the current state is set to the ns value received from P 0 . If the received o/p flag is set to 1, then the value of current state is sent to the output module. Assume the ns value received from P 0 is equal to 2 (corresponds to state <d>). The fanout of node <d> in M p (( k ) is equal to 2. In this case, a memory block of 2 entries is allocated in LT 1 to store the forward edges originating from node <d>. If the state ID of <d> is equal to 2 and the size of the memory block allocated to the node is equal to 2, then the state ID value 3 will not be available for other node on same level in the state graph. That is to say the state space allocated to node <d> contains two points {2, 3}. The input characters of the two forward edges originating from <d> are equal to 'i' (ASCII code = x69) and 'o' (ASCII code = x6F), respectively. These two characters can be distinguished by the second least significant bit. Hence, the lower 4 bits of the bs mask is equal to 0010. On receiving an input character x, it extracts the second least significant bit of x to form the offset value.
The size of the memory block allocated to a node is always a power of 2. For a node u with fanout greater than 1, a heuristic algorithm is used to compute the bit-select mask with the smallest number of bits set to 1. If there are g bits in bs that are equal to 1, then the size of the memory block allocated to node u in the LUT is equal to 2 g . The state value of a node is always an integral multiple of the size of the memory block allocated to it. Hence, the memory address used to access the local LUT is obtained by performing a logical-OR operation of the state ID with the offset value produced by the bit-select circuit. If the input character x is equal to the expected input retrieved from the LUT, the retrieved ns, o/ p, and bs are passed to the next pipeline stage; otherwise, null values are passed to the next pipeline stage.
The assignment of state ID in M p ( k ) is to facilitate efficient implementation of TA 0 , TA 1 , and CM 1 to CM 3 . Discussion on the state ID assignment strategy will be delayed after the presentation of the design of the other LUTs. There are a few important properties of M(A) one must be aware of in deriving a memoryefficient implementation of the LUTs. First, the fanout of q 0 is proportional to the number of strings in the signature set (i.e., in the range of thousands). Except q 0 , most of the other states have fanout equal to 0 or 1. Only a small number of states may have higher fanout. Second, recall that the automaton of the aggregation unit M(A) is implemented using Lunteren's approach. The system maintains two transition rule tables, TA 0 and TA 1 . These two tables are searched in parallel. If match-results are found in both tables for a given input (the segment ID received from the pipeline unit), priority will be given to the match-result of TA 1 . All failure edges pointing back to q 0 are implicit in the state graph. That is to say, if the system searches the two tables and does not find any matching entry, then q 0 is taken as the default next state. There are a relatively large number of terminal nodes in M(A). No transition rules for these terminal nodes need to be stored in TA 1 because the only possible next state is q 0 , but the state ID of a terminal node may be used to reference the CM tables.
TA 0 can be implemented using the same approach of LT 0 provided that the segment IDs involved in all the forward edges of the initial state of M(A) are numbered in the range 1 to f + , where f is the fanout of q 0 , and is equal to the number of signatures with length equal to 4 and the corresponding four-character signature is not the first segment of a long signature. By doing 
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no 1 a 13 a 12 a 11 a 10 a 9 · · · a 0 × × × √ a 11 a 10 = 00 so, we can use the segment ID as the array index to access Table TA 0 . The remaining LUTs (i.e., TA 1 and CM 1 to CM 3 ) can be implemented using the DIBS approach. However, there are additional constraints in the assignment of state ID in M(A) and the IDs of full-length segments. A state ID can be used as the base address to access TA 1 and some of the CM tables if the node is a conditional output node. However, the size of TA 1 is much larger than the CM tables. We do the state ID assignment in such a way that only the lower-order bits of the state ID will be used to access a CM Table V . Field T is used to represent if the node is a terminal node or not. The CT field can have four possible values 00, 01, 10, and 11. The field size of AD depends on the number of nodes in M(A) and the sizes of the CM tables. Let the length of the AD field be a bits. The size of the largest CM table should be less than 2 a−2 , and the sum of the number of nodes in M(A) and the size of the largest CM table should be less than 2 a+2 . For example, in the case-insensitive signature set used in the performance evaluation with 3,635 strings, the number of nodes in M(A) is 13,100, and the sizes of the CM tables are about 600 to 700 entries. In this case, the AD field will have 12 bits. If the current state is a terminal state, then the next state will always be q 0 , and there is no need to look up Table TA 1 . If the current state is a nonterminal state, then the values of CT and AD fields will form the base address for accessing Table TA 1 . If the two most significant bits of AD are equal to 0, then the least significant 10 bits of the AD field will be used as the base address to access one or more of the CM tables, depending on the value of CT.
We are now ready to present the heuristic strategy for the segment ID assignment. Segments of different lengths are used to access different LUTs. Hence, the segment ID assignment for different length groups can be done independently, except for segments that correspond to short signatures because the IDs of these segments should be the same as their respective pattern IDs.
Let τ 4 be the set of signatures of length 4, and τ 3 be the set of signatures of length less than 4. Segments in τ 4 are assigned physical IDs starting from 1 and onward. Segments in τ 3 are assigned segment ID starting from n and downward subject to the address block size constraint. In the previous example, the physical segment ID of "disk" is equal to 1, and the segment ID of "dos" and "pos" are equal to 7 and 8, respectively.
The ID assignment for full-length segments is most critical because it will affect the memory efficiency of Table TA 1 , the largest table in the system. We first construct M(A) using the logical segment IDs. The logical segment IDs involved in TA 0 are then collected. For each segment in this group that has not been assigned a physical segment ID, it is assigned the smallest ID value that is available. Next, we determine the list of nodes in M(A) that have fanout greater than 1, except q 0 . The list is ordered by the fanout value in decreasing order. For each node in this list, we determine the group of logical segment IDs associated with that node. We try to assign consecutive physical IDs to the segments in the same group. By using this assignment strategy, the number of bits required in the bit-selection operation will be minimized.
The ID assignment for segments with length 1 to 3 is less critical because it will only affect the CM tables whose sizes are relatively small. In addition, the number of short segments associated with a conditional output node in M(A) is usually very small. The assignment of physical ID values to segments shorter than 4 is mainly constrained by the construction of Tables LT 1 through LT 3 .
After the assignment of the physical segment ID, the bit-select mask vector and the required block size of each node in the state graph will be computed. The amount of state space (address block size) allocated to a node in M(A) is equal to the maximum of the required block size for the Tables TA 1 and CM 1 through CM 3 . An address allocation vector is maintained for each of the four tables. If an address block [a, b] is allocated to a node u with CMG = 0, then the corresponding address range of the allocation vector of all the four tables is marked. If an address block [a, b] is allocated to a node u with CMG = j where j > 0, then only the allocation vector of TA 1 and CM j will be marked. The assignment of state ID to nodes in the state graph is carried out in the following order.
(i) internal node, output state, CMG = 0 (ii) terminal node, output state, CMG = 0 (iii) internal node, CMG = 0 (iv) terminal node, CMG = 0 (v) internal node, output state, CMG > 0 (vi) terminal node, CMG > 0 (vii) internal node, output state, CMG < 0 (viii) internal node, nonoutput state, CMG < 0 (ix) terminal node, output state, CMG < 0
The lower order log n bits of the ID of an output node correspond to the associated pattern ID. Hence, the lower order log n bits of the state ID for First, the system reads the bs mask from CM bs . Second, the system searches CM data with the segment ID and the bs mask obtained in step 1. The access to CM bs and CM data can be pipelined without affecting the operation of the other parts of the system.
PERFORMANCE EVALUATION
In this section, we evaluate the performance of the proposed method using a signature set extracted from the Snort rule set in April 2008. All static strings defined in the rule set are included in the performance evaluation. In the extracted signature set, 1,221 strings contain binary data. The binary data accounts for 14% of the total byte count of the signature set. Patterns that contain only binary data are placed in the case-sensitive set. Membership of patterns that contains both text and binary data depends on the case-sensitivity requirement on the text component. The statistical information of the case-sensitive and case-insensitive signature set are summarized in Table VII . We evaluated the total number of rules in all LUTs for different values of k, as shown in Table VIII , and found that the smallest number of rules is obtained when k is equal to 4. Hence, our detailed performance evaluation of P-AC is based on k = 4. In this section, we assume two separate hardware pipelines are built to process case-sensitive signatures and case-insensitive signatures independently. For the processing of case-insensitive signatures, all the strings are converted into lowercase letters. Before the input stream is matched against the caseinsensitive signatures, all letters in the input stream are also converted to lowercase. In the construction of Tables LT 1 through LT 3 , four parallel memory modules are used so that better memory efficiency can be achieved by the bit-selection method. Consider an extreme case where the fanout of a node is equal to 4. Let the input characters of the four transition rules be x01, x02, x04 and x08. If only one memory module is used, we need to allocate an address block of size 8 to the node, that is, the bit-select mask is 0000-0111. If four parallel memory modules are used, then the node can be assigned an address block of size 1, since the four transition rules can be stored at the same address on different memory modules. In general, the use of multiple memory modules can reduce the number of bits required in the bit-select mask and improve the memory efficiency. In this study, Tables LT 1 , LT 2 , and LT 3 are implemented using four parallel memory modules. The four memory modules can have different sizes, as shown in Figure 8 . The address (state ID) allocation for nonoutput nodes follows the strategy shown in Figure 8 . For output nodes, the state ID allocation is constrained by the requirement that the state ID should be equal to the pattern ID. This constraint can be fulfilled quite easily, since only a few percents of strings in the signature set have length shorter than or equal to 4.
In principle, using two or more memory modules can also help to improve the memory efficiency of TA 1 . However, in the Altera Startix II FPGA devices used in this study, there are a small number of large memory modules with 512Kbits capacity, and a larger number of memory modules with smaller capacity, for example, 512 bits and 4Kbits. The size of TA 1 fits into a 512Kbits SRAM module, so the use of parallel memory modules will not offer any real improvement. Table IX shows the number of transition rules and the physical size of each LUT. We can see that using the DIBS method to implement the LUTs incurs an overall overhead of 25% and 34% for the case-insensitive and case-sensitive signature set, respectively. Table X lists the field widths of the LUTs. The overall amount of memory required for the LUTs for the case-insensitive and case-sensitive signature sets are 1.18Mbits and 0.6Mbits, respectively. The overall normalized memory cost of P-AC is about 18 bits/char. The control logic in P-AC is very simple. The comparators and bit-select circuits for one pipeline system can be implemented using less than 1,000 four-input LUTs. (The LUT in this context refers to the basic logic circuit building block in FPGA devices.) Since dual-port memories are available in today's FPGA, we can duplicate the control logic and process two data streams at the same time. Hence, the system throughput can be doubled with little overhead. With two independent pipelines for case-sensitive and case-insensitive signatures, the total cost of the control logic is about 4,000 LUTs. A comparison with some other AC-based string-matching methods is summarized in Table XI . The memory cost of P-AC, BFPM [Lunteren 2006] , and the TCAM-based method of [Alicherry et al. 2006 ] are evaluated using the same signature set. In the BFPM method, both the case-sensitive and case-insensitive signature sets are divided into eight groups. The number of transition rules per character is about 2.2. With 36-bit transition rules, the memory cost for BFPM is about 79 bits/char. The hardware cost of bit-split FSM is obtained from Jung et al. [2006] . The performance of CDFA is obtained from Song et al. [2008] , and the performance of split-AC is obtained from Dimopoulos et al. [2007] . For the split-AC method, there can be trade-off between memory cost and control logic. The chip area for a FPGA logic cell is approximately the same as 12 bytes Note: Up to 4 char/cycle is possible, but the hardware cost will also be increased substantially.
of memory [Sourdis and Pnevmatikatos 2008] . Hence, the actual hardware cost for the two sets of implementation parameters shown in Table XI are more or less the same. From Table XI , we can see that P-AC has a clear performance advantage over the other methods. The memory cost of P-AC is lower than BFPM and CDFA (four groups, 8-way associative) by 75% and 30%, respectively. Moreover, the throughput of P-AC is two times that of CDFA.
The Altera Stratix II EP2S60 FPGA contains 2×512Kbit RAM blocks, 255×4Kbit RAM blocks, and 329×512 bit RAM blocks. The small memory blocks can be cascaded to form larger memory arrays. The total memory capacity of the EP2S60 is about 2.5Mbits. In our proposed P-AC method, the signature set is only divided into two groups, namely the case-sensitive signatures and case-insensitive signatures. Hence, there are two sets of LUTs, where TA 1 has a larger size compared to the other tables. The total memory required by P-AC is about 1.8Mbits. The two 512Kbit RAM blocks are used to implement TA 1 of the two pipelines, and the remaining tables can be implemented using the smaller size RAM blocks. The control logic (including the duplicated copy to enable concurrent processing of two data streams) consumes about 7% of the logic elements available in the EP2S60. The 512bit, 4Kbit and 512Kbit memory blocks can operate at 500MHz, 550MHz, and 420MHz, respectively. We have simulated the critical path of the pipelines. Pipeline stages with four parallel LUTs constructed using 500/550MHz memory blocks can operate at 270MHz. Pipeline stages with LUTs constructed using the 420MHz 512Kbit memory block can operate at 253MHz. Hence, the overall system clock frequency is equal to 253MHz.
Dimensioning of LUTs
In a practical deployment of the string-matching engine, the engineer needs to decide on the data field sizes and memory allocations based on some design targets. Let n be the target number of strings to be supported by the system, and L is the expected average string length. The total number of characters in the signature set m = n× L. The expected number of distinct k-character segments is estimated using the equation S = f d × m/k, where the factor f d depends on the statistical property of the signature set. Based on the experiences in our evaluation, f d is about 0.4 for the case-insensitive signature set, which is dominated by text-based strings, and f d is about 0.56 for the case-sensitive signature set, where 40% of the strings contain binary data. For pure binary data signature sets, the expected value of f d can be in the range of 0.8 to 0.9.
For the pipeline unit, the length of the bs-mask (hence the bit selection circuit) and comparator circuits are no more than 8 bits as long as we are doing character-based string matching. The size of LT 0 is fixed at 256. The sizes of LT 1 to LT 3 will increase progressively. The number of entries in LT 3 is equal to S, and the physical table size can be set to 1.5 ×S to account for possible overhead due to the DIBS method.
For the aggregation unit, the number of states is given by m/k, that is, the number of 4-character segments. The size of the ns field is upper-bounded by log (m/k). The size of Table TA 0 is equal to n. The size of the bs-mask is upperbounded by log S. About 50% of the segment IDs are distinct, so the allocation for Table TA 1 can be set at 1.5 × m/k. Assume the lengths of the signatures are uniformly distributed, the size of CM 1 to CM 3 can be set at n/4.
The previous recommended table sizes are only for the nominal cases. If the system is implemented on FPGA, the engineer may try to utilize all the memory blocks available in the device to make provision for spare capacity to accommodate future expansion of the signature set.
CONCLUSION AND FUTURE WORK
Hardware implementation of the AC algorithm using FPGA or ASIC has received much attention in the past few years. A major issue in the design of string-matching engine based on the AC algorithm is the prohibitive memory requirements. In this article, we show that by incorporating pipelined processing, all cross edges in the AC state graph can be removed. This offers very substantial reduction of the memory cost in the hardware implementation. We have derived an intelligent strategy to assign physical IDs to states and string segments such that the LUTs can be implemented with good efficiency, and the look-up operation is guaranteed to complete in one cycle. Our design is memory-based. Incremental changes to the signature set can be accommodated by updating the contents of the LUTs without the needs to reconfigure the FPGA.
The control structure of the pipeline system is simple and elegant. If dualport memories are available, we can duplicate the control logic to allow the pipeline system to process two data streams concurrently. By doing so, the system throughput is increased to two characters per cycle. We have detailed the design of our method using a signature set extracted from the Snort database. The signature set contains 6,166 strings with close to 100K characters. The memory cost of our method is only 18 bits/char, while the cost of the control logic is only 0.04 LUT/char. The pipelines can operate at 253MHz when implemented on the Stratix II FPGA device.
A fundamental property of AC-based string-matching method is that the whole pattern set needs to be stored in embedded memory. Hence, the memory cost cannot be lower than 8 bits/char. For antivirus systems, such as ClamAV, the number of strings in the virus database is over 82 thousands, and the average pattern length is about 102 bytes. The overall size of the ClamAV pattern set exceeds 8Mbyte, which is more than 80 times the size of the Snort pattern set. If a string-matching engine is to be built for the ClamAV pattern set using the AC-based approach, over 20Mbyte of embedded memory will be required. The required memory resource is well beyond the capacity of today's FPGA devices. In a related study by the first author [Pao et al. 2010 ], a hybrid architecture for matching the ClamAV pattern set was developed, where P-AC was one of the major building blocks. The hybrid architecture has two major processing pipelines, namely the P-AC and the QSV. QSV is a checksum-based approach that uses quick sampling of fixed-length prefix plus on-demand verification of variable-length suffix. The overall memory cost of the hybrid architecture for the ClamAV pattern set is about 1.4Mbyte (i.e., only 1.4 bits/char).
Specification of intrusion patterns and virus using regular expression is gaining popularity. In a future study, we will investigate hardware architectures to accelerate the matching of regular expressions.
